Why SanDisk HBF Could Alleviate the Global HBM Supply Crunch

1. Introduction

The global semiconductor industry is confronting one of the most persistent supply-demand imbalances in its history: the High-Bandwidth Memory (HBM) shortage. Fueled by the explosive growth of generative AI, large language models (LLMs), and data-center accelerators, demand for HBM has outstripped the manufacturing capacity of the world's three dominant memory makers — Samsung, SK Hynix, and Micron — by a wide margin.

HBM is not an ordinary memory product. It is a specialized, vertically-stacked DRAM architecture that delivers the extreme bandwidth required by GPU and AI accelerator chips. Unlike commodity DRAM, HBM cannot be easily repurposed from existing fabs; it demands dedicated advanced packaging lines, through-silicon via (TSV) processes, and a tightly-coupled supply chain with logic foundries. The result is a structural bottleneck that has pushed lead times beyond 52 weeks and driven prices to record highs.

Enter SanDisk's High-Bandwidth Flash (HBF) — a proposed category of memory that reimagines the memory hierarchy by leveraging NAND flash, a technology in relative abundance, to offload and complement HBM workloads. If HBF matures as its proponents envision, it could fundamentally reshape the economics of AI infrastructure and ease the most acute supply constraint in modern computing.

This article provides a comprehensive analysis of HBF technology, the mechanics of the HBM crunch, and the strategic, technical, and economic case for why SanDisk HBF could serve as a meaningful pressure-release valve for the industry.

2. Understanding the HBM Supply Crunch

To appreciate why HBF matters, one must first understand why HBM is so constrained. HBM is not scarce because of raw silicon; it is scarce because of a convergence of three structural factors.

2.1 Explosive AI-Driven Demand

The rise of generative AI has created an insatiable appetite for memory bandwidth. Training a frontier LLM requires thousands of accelerators, each paired with 80–192 GB of HBM. Inference at scale demands even more. According to industry estimates, HBM demand grew by more than 60% year-over-year in 2024 and 2025, with AI accelerators now consuming the majority of all HBM produced globally.

2.2 Manufacturing Complexity and Long Lead Times

HBM fabrication involves stacking 8 to 12 DRAM dies vertically using TSV technology, then integrating them with a base logic die and advanced packaging (CoWoS or similar). This process is extraordinarily capital-intensive, with a single HBM-capable fab line costing billions of dollars and requiring 2–3 years to bring online. Capacity cannot be added quickly in response to demand spikes.

2.3 Oligopolistic Supply Concentration

Only three companies — SK Hynix, Samsung, and Micron — can produce HBM at scale, and SK Hynix alone controls a dominant share of the HBM3/HBM3E market. This concentration makes the supply chain fragile and gives incumbents enormous pricing power. When one vendor faces yield issues or shifts capacity to more profitable commodity DRAM, the entire market tightens.

3. What Is High-Bandwidth Flash (HBF)?

High-Bandwidth Flash (HBF) is an emerging memory category championed by SanDisk (and its parent ecosystem) that applies the architectural principles of HBM — high parallelism, wide interfaces, and 3D stacking — to NAND flash rather than DRAM. The concept is elegant in its simplicity: if you cannot get enough expensive, scarce DRAM bandwidth, provide a cheaper, abundant, high-capacity flash-based tier that sits between DRAM and traditional SSD storage.

HBF is not a direct replacement for HBM in latency-sensitive compute. Instead, it is positioned as a capacity-and-bandwidth multiplier that absorbs the enormous data movement requirements of AI workloads — particularly for model weights, embeddings, and intermediate activations that do not require DRAM-class latency.

3.1 The Memory Hierarchy Reimagined

Traditional AI systems rely on a hierarchy: on-chip SRAM → HBM → SSD/NVMe. HBF introduces a new intermediate tier:

By inserting a high-capacity, high-bandwidth flash tier, systems can keep a far larger working set "near" the accelerator without consuming scarce HBM capacity. This is analogous to how L3 cache and memory tiers evolved in CPUs — the addition of a new tier relieves pressure on the tier above it.

4. HBF Architecture and Design Principles

HBF borrows several key design elements from HBM while adapting them to the characteristics of NAND flash. Understanding these architectural choices explains both the promise and the limitations of the technology.

4.1 Massive Parallelism via 3D Stacking

Like HBM, HBF stacks multiple NAND dies vertically and connects them with TSVs. However, NAND dies are far cheaper to produce than DRAM dies, and NAND already enjoys mature 200+ layer 3D stacking technology. This means HBF can achieve extremely high die counts per package at a fraction of the cost of an equivalent HBM stack.

4.2 Wide, High-Speed Interface

HBF utilizes a wide parallel interface (potentially thousands of I/O pins) to deliver aggregate bandwidth that, while lower than HBM's per-pin rate, is dramatically higher than conventional NAND SSDs. By parallelizing access across many independent channels, HBF can deliver multiple terabytes per second of aggregate throughput — enough to feed many AI workloads.

4.3 Capacity-Density Advantage

The most striking difference is capacity. Where a state-of-the-art HBM stack provides 24–36 GB, an HBF module of similar physical footprint can provide 1–4 TB — a 30x to 100x capacity advantage. This is the crux of HBF's value proposition: it trades some latency for an enormous gain in capacity and cost-per-bit.

4.4 Endurance and Wear Management

NAND has finite write endurance, which is a genuine concern for a memory tier. HBF addresses this through aggressive wear-leveling, over-provisioning, and intelligent data placement that routes write-heavy data to HBM while keeping read-mostly data (like model weights) on HBF. Since AI inference is overwhelmingly read-dominated, this maps well to NAND's strengths.

5. How HBF Alleviates the Supply Crunch

The mechanism by which HBF relieves the HBM shortage is both direct and indirect. It operates on the principle of demand displacement — moving memory demand from the scarcest resource (DRAM/HBM) to the most abundant (NAND).

5.1 Reducing HBM Capacity Requirements Per Accelerator

Currently, AI accelerators are designed with the assumption that all working-set data must reside in HBM. This forces system designers to purchase maximum HBM capacity — often 192 GB or more per GPU — even though a large portion of that data is read-mostly and could tolerate higher latency. By offloading model weights, embeddings, and KV-cache to HBF, the required HBM per accelerator can be reduced by 30–50% or more. This directly frees up HBM supply for the latency-critical portions of the workload.

5.2 Unlocking NAND's Massive Idle Capacity

The NAND flash industry has been in a state of chronic overcapacity for much of the last decade. NAND fabs are highly automated, mature, and globally distributed. By creating a new high-value demand for NAND in the AI memory hierarchy, HBF converts a commodity glut into a strategic asset. This is the single most important supply-side effect: HBF taps into a resource that is not constrained, rather than competing for one that is.

5.3 Shortening Effective Lead Times

Because NAND production lines are mature and widely available, HBF modules can be brought to market far faster than new HBM capacity. A system integrator can begin deploying HBF-enabled architectures within quarters, not years. This dramatically shortens the effective lead time for AI infrastructure, allowing data centers to scale more quickly.

5.4 Enabling New Cost-Optimized AI Systems

HBF opens the door to a new class of cost-optimized AI accelerators that are not viable with HBM alone. For inference-heavy workloads, where latency requirements are less stringent, an HBF-centric design can deliver comparable throughput at a fraction of the bill-of-materials cost. This expands the total addressable market for AI hardware beyond the premium HBM-constrained segment.

5.5 Diversifying the Supplier Base

Finally, HBF introduces new competitive dynamics. NAND is produced by a broader set of players, including SanDisk, Kioxia, Samsung, SK Hynix, Micron, and YMTC. A NAND-based memory tier reduces reliance on the three-company HBM oligopoly, increasing supply-chain resilience and reducing single-point-of-failure risk.

6. Market and Economic Impact

The economic implications of HBF extend well beyond a single product. If HBF achieves meaningful adoption, it could reshape the entire memory market's pricing power, capital allocation, and competitive landscape.

6.1 Pricing Pressure on HBM

The most immediate effect would be downward pressure on HBM prices. As HBF absorbs a portion of memory demand, the HBM supply-demand balance loosens, moderating the extreme price premiums that have characterized the market. This benefits the entire AI ecosystem — from hyperscalers to startups — by lowering the cost of AI compute.

6.2 A New Growth Engine for NAND

For NAND producers, HBF represents a potential new high-margin product category. Instead of competing in a commoditized SSD market with razor-thin margins, NAND makers could sell HBF modules at a premium. This could reverse the NAND industry's historic boom-bust cycle and create a stable, high-value demand stream.

6.3 Total Cost of Ownership (TCO) Reduction

For AI infrastructure buyers, HBF offers a direct path to lower TCO. By reducing HBM requirements and leveraging cheaper NAND, the cost per unit of AI compute falls significantly. Early estimates suggest that HBF-based systems could reduce memory-related costs by 40–60% for certain inference workloads.

7. Challenges and Limitations

While HBF's promise is compelling, it is important to maintain a balanced perspective. Several significant hurdles must be overcome before HBF can deliver on its potential.

7.1 Latency Gap

The fundamental challenge is latency. NAND access latency is measured in microseconds, while DRAM/HBM latency is measured in nanoseconds — a difference of three orders of magnitude. For latency-sensitive workloads, HBF cannot substitute for HBM. Its value is confined to bandwidth- and capacity-bound workloads where latency can be hidden through prefetching and parallelism.

7.2 Software and Ecosystem Maturity

HBM is deeply integrated into the software stack — from CUDA to PyTorch to inference runtimes. HBF requires new memory management abstractions, drivers, and framework support. Until the software ecosystem matures, HBF adoption will be limited to early adopters and custom systems. This is a multi-year effort.

7.3 Endurance and Reliability Concerns

NAND wear-out remains a concern for write-intensive AI workloads. While read-mostly workloads map well to NAND, training workloads involve significant writes (gradient updates, checkpoints). HBF systems must carefully manage write amplification and endurance, which adds complexity and may limit the range of applicable workloads.

7.4 Incumbent Resistance

The HBM incumbents — SK Hynix, Samsung, and Micron — have strong incentives to protect their HBM franchises. They may respond by accelerating HBM capacity expansion or by developing their own HBF-like products. SanDisk's HBF will face intense competitive pressure from these well-resourced players.

8. Strategic Outlook

Looking ahead, HBF is best understood not as a "HBM killer" but as a complementary tier that expands the design space for AI systems. The most likely near-term trajectory is one of gradual, workload-specific adoption.

8.1 Near-Term (2026–2027): Early Adoption

Expect HBF to first appear in inference-optimized systems and specialized AI appliances where its capacity advantage is most valuable and latency is less critical. Hyperscalers with the engineering resources to build custom software stacks will be the first movers.

8.2 Mid-Term (2028–2029): Ecosystem Maturation

As software support matures and standards emerge, HBF will expand into training-adjacent workloads — particularly for large-scale model serving and retrieval-augmented generation (RAG) where memory capacity is the binding constraint.

8.3 Long-Term (2030+): Hybrid Memory Architectures

The end state is likely a hybrid memory architecture where HBM, HBF, and emerging technologies (such as CXL-attached memory) coexist, each serving the tier it is best suited for. In this world, HBF becomes a standard component of AI infrastructure, and the HBM supply crunch is structurally alleviated.

9. Conclusion

The global HBM supply crunch is fundamentally a problem of resource mismatch: the industry is trying to satisfy explosive AI memory demand using the scarcest memory technology available. SanDisk's High-Bandwidth Flash offers a compelling alternative — one that shifts a meaningful portion of that demand onto NAND, a resource in relative abundance.

HBF is not a panacea. It cannot replace HBM for latency-critical compute, and it faces significant software, endurance, and competitive challenges. But as a complementary tier that reduces HBM requirements, unlocks idle NAND capacity, and lowers the cost of AI infrastructure, HBF has the potential to meaningfully alleviate the most acute bottleneck in modern computing.

For memory buyers, system architects, and investors, HBF represents one of the most important strategic developments to watch in the semiconductor industry. If SanDisk executes effectively, HBF could transform the memory landscape — and in doing so, help the AI revolution scale beyond the constraints of HBM.

This analysis is provided for informational purposes and reflects industry research as of September 2026. Technology roadmaps and market conditions are subject to change.

❓ Frequently Asked Questions