Active EMI Filters & CM/DM Helpers

October 23 2025
Ersa

Active EMI front-ends that sense and inject anti-noise; CM/DM helpers to reduce conducted peaks without re-spinning magnetics. Includes FAQs & 48h BOM help.

 

Active EMI filters and CM/DM helpers reducing conducted EMI peaks.
Cover — Active EMI Filters & CM/DM Helpers

Intro

Active EMI filtering senses conducted noise across 150 kHz–30 MHz and injects anti-noise, reducing LISN peaks without re-spinning magnetics.

CM/DM helpers address common-mode return paths and differential line-to-line noise separately via symmetric (CM) or differential (DM) injection and path control.

The result is lower peaks, smaller capacitor budgets, and faster compliance with minimal layout and BOM changes.

Active EMI loop with sense, error shaping, and injection stages.
Main loop — Sense → Error/Phase shaping → Injection → Output

System Architecture

  • SENSE (noise sampling): sample close to the LISN/return path; keep loops short. For CM, current transformer/attenuator sampling is typical; for DM, preserve differential symmetry and avoid split-ground crossings.
  • ERROR SHAPING (amplitude/phase): place zeros/poles so injected signal is anti-correlated in the problem band; ensure adequate phase margin near crossover. Add limit/clamp if over-drive is possible.
  • INJECTION (execution): CM uses symmetric injection to chassis/return references; DM uses differential injection into the line pair. Maintain impedance balance—never “single-ended only” on a diff pair.
  • OUTPUT (to supply/load under test): place injection between the noise source and the LISN interface to minimize parasitic detours. Keep relative positions versus TVS/Y-caps/CM chokes stable (design of those lives in other pages).
Common-mode and differential-mode paths with respective sensing and injection points.
CM vs DM — paths and injection points

CM strategy: prioritize return/chassis paths and shielding; keep injections symmetric to avoid new imbalances.

DM strategy: preserve differential integrity and pair symmetry; inject differentially and match routing/impedance.

Submit your BOM (48h)

Attach schematic and target bands. We’ll return pole/zero seeds, injection-point advice, and clamp/limit hints within 48 hours.

Send — Get seeds in 48h

Design Rules (Checklist)

Actionable rules for sensing, shaping, injecting, and CM/DM split—kept within 150 kHz–30 MHz conducted EMI scope.

A) SENSE — Sampling & Coupling

  • LISN-side proximity: sample near the LISN/return node; minimize loop area (< λ/10 in the problem band).
  • Dividers/shunt sense: use precision thin-film parts; effective BW ≥ 30 MHz; add small series L/R for damping; keep thermal symmetry.
  • CM current transformer: choose CT covering 150 k–30 M; route the pair through the core; keep the secondary loop short with damping.
  • DM sampling: preserve differential symmetry and impedance match; never cross split grounds; keep return tightly guided.
  • Front-end sanitation: insert RC limit-band/damping between pick-off and amplifier; avoid long parallel runs with clocks.

B) ERROR/INJECTION — Amplitude & Phase, Protection

  • Zeros/poles placement: target anti-correlation in the offending band; ensure crossover phase margin ≥ 45° (60° preferred).
  • Gain ramp-up: start ~-20 dB injection and increase until peaks drop without saturating; avoid over-injection divergence.
  • Limit/clamp: add clamp/series R to protect the injection driver from surges; design short-circuit/over-temp handling.
  • Abnormal modes: reduce loop gain or delay enable for light-load, hiccup/burst, and cold start; coordinate with PG/reset.
  • Noise-ground strategy: single-point tie between injection loop and power ground; prevent ground bounce coupling into sense path.

C) CM/DM Split & TVS/Y/CM-Choke Pairing

  • CM first: manage return/chassis/shield paths; inject symmetrically to the reference; keep a stable topology with Y-caps (Y → CM choke → active injection).
  • DM discipline: maintain differential symmetry with pair injection; keep TVS closest to the port and place injection downstream.
  • CM choke stays: the active loop trims peaks but does not replace common-mode isolation provided by the choke.
  • Tolerance/aging: prefer ±1% resistors and C0G/NP0 caps for key RC; check AEC-Q and temperature range when automotive.

D) Layout — Short Returns, Symmetry, No Split-Ground Crossings

  • Short, closed loops: keep SENSE and INJECTION loops compact and closed; matched via pairs; do not traverse split planes.
  • Differential symmetry: same layer, matched length and via count for DM paths; never “single-ended only” on a diff pair.
  • No slot crossings: if a boundary must be crossed, use stitch-via fences; otherwise, avoid.
  • No large loops: break any loop approaching λ/10; add local buffering; favor rectangular loops with the short edge closed.
  • Shielding/keep-outs: reserve ground guard and via walls between high-dv/dt nodes and sense/injection lines.

 

 

Validation & Compliance

Repeatable conducted EMI verification in 150 kHz–30 MHz with A/B evidence and loop-stability checks.

A) Test Setup — LISN, IF Bandwidth, Cabling

  • LISN: 50 Ω/50 µH standard; solid grounding and terminations; keep cable lengths and routing consistent.
  • IF bandwidth: commonly 9 kHz per CISPR-16; sweep 150 k–30 M; record conditions (VIN, load, temp).
  • Layout on bench: fix cable height/position; maintain the same reference plane/grounding for all runs.

B) Scan & Criteria — QP and AVG

  • Dual traces: capture Quasi-Peak (QP) and Average (AVG) simultaneously.
  • Pass margin: both QP and AVG remain below limits; target ≥ 3 dB margin in steady state.
  • Band tagging: mark prior fail bands and focus re-checks on those frequencies.

C) A/B Comparison — Before vs After Helpers

  • Same setup: run “Before” (no active loop/helpers) and “After” (with them) under identical conditions.
  • Metrics: maximum peak reduction (dBµV), width of reduction band, and any new peaks introduced (flag frequencies).
  • Decision: sustained ≥ 6–10 dBµV drop in the target band without new limit-threatening peaks ⇒ effective.

D) Abnormal Modes — Light-Load, Hiccup/Burst, Cold Start, Temp

  • Light-load/burst: check for mis-injection or chatter; reduce loop gain or delay enable if necessary.
  • Cold-start: capture peaks during startup; coordinate with PG/reset to avoid false triggering.
  • Temperature sweep: re-run key bands at −40 °C / 25 °C / 85 °C (example) for drift checks.
  • Acceptance: maintain ≥ 3–6 dBµV margin under these modes for production sign-off.

E) Loop Stability — Qualitative Bode & Edge Cases

  • Crossover margin: verify phase margin near fc; ensure no saturation snap-back or coupled oscillation when clamping engages.
  • Edge bins: sweep min/max VIN, load steps, and temperature corners; confirm clamp/limit behavior.

IC Selection — Active EMI Loop Building Blocks

Components mapped to the active EMI loop: SENSE (noise pick-off) → SHAPING (zeros/poles & phase) → INJECTION (symmetric/differential drive) → PROTECTION & I/O (clamps, limits, interfaces).

SENSE

LISN-side sampling, CM current transformers, low-noise diff amps, attenuators.

SHAPING

Zeros/poles networks, gain trims, phase lead/lag, stability margins.

INJECTION

Differential (DM) drivers or symmetric (CM) return injections; impedance balance.

PROTECTION & I/O

Clamp/limit networks, TVS pairing, enable/telemetry, wide-Vcc supplies.

Texas Instruments (TI)

[SENSE | CM/DM] Low-noise differential amp front-end with CT/attenuator interface — clean pick-off near LISN, ready for phase shaping.
I/O: analog / I²C option · BW: ~30 MHz · Notes: low drift, input clamps possible
Low DriftExt BW
[INJECTION | DM] Differential line driver with external zeros/poles — precise line-to-line injection, impedance-balanced.
I/O: analog · BW: ~10–20 MHz · Notes: short-circuit & over-temp handling
Limiting ClampWide Vcc

STMicroelectronics (ST)

[SENSE | CM] CM current transformer interface + low-noise gain stage — symmetric CM sensing for return/chassis paths.
I/O: analog · BW: ~20–30 MHz · Notes: secondary damping guidance
Ext BWLow Drift
[INJECTION | CM] Symmetric return-reference injector — dual outputs for balanced CM anti-noise into the reference plane.
I/O: analog enable · BW: ~5–15 MHz · Notes: clamp pads for surge events
Limiting ClampWide Vcc

NXP

[SHAPING | CM/DM] Programmable shaping stage — external RC networks with fine gain trims for band-targeted phase lead/lag.
I/O: I²C/analog · BW: band-limited by RC · Notes: stability margins focus
Low DriftExt BW
[INJECTION | DM] Differential injector with impedance match assist — preserves pair symmetry, minimizes DM imbalance.
I/O: analog · BW: ~10 MHz · Notes: pair-matching layout notes
Wide Vcc

Renesas

[SENSE | DM] Precision diff amp with input protect network — robust pick-off ahead of shaping; low offset drift.
I/O: analog · BW: ~20–30 MHz · Notes: input ESD & clamps
Low DriftLimiting Clamp
[INJECTION | CM] Dual symmetric driver for CM injection — balanced outputs into return/chassis references.
I/O: analog enable · BW: ~5–12 MHz · Notes: thermal & short-protection guidance
Wide Vcc

onsemi

[PROTECTION] Clamp/limit reference set — surge clamps, series resistors, and sense-path protectors for injection stages.
I/O: — · BW: — · Notes: TVS pairing & thermal notes
Limiting Clamp
[INJECTION | DM] Differential driver w/ overload handling — controlled slew & output limit to avoid loop divergence.
I/O: analog · BW: ~8–15 MHz · Notes: short-circuit response
Wide VccLimiting Clamp

Microchip

[SENSE | CM/DM] Diff amp + programmable gain — flexible pick-off for CM/DM with easy gain trims before shaping.
I/O: I²C/analog · BW: ~15–25 MHz · Notes: temp-stable gain options
Low Drift
[INJECTION | CM] Symmetric CM injector — dual-leg balanced outputs into the reference plane; clamp-friendly pins.
I/O: analog enable · BW: ~5–10 MHz · Notes: layout symmetry notes
Limiting Clamp

Melexis

[SENSE | CM] CM current sensing front-end — compact CT interface with damping guidance for high-Q peaks.
I/O: analog · BW: ~20 MHz · Notes: automotive options
AEC-QExt BW
[SHAPING | CM/DM] Low-drift shaping block — supports external RC for targeted phase lead/lag with stable biasing.
I/O: analog · BW: RC-bounded · Notes: temperature stability focus
Low Drift

Submit your BOM (48h)

Attach schematic and target bands. We’ll return pole/zero seeds, injection-point advice, and clamp/limit hints within 48 hours.

Send — Get seeds in 48h
Design Fit Notes
  • Pick DM injection when the dominant issue is line-to-line (differential) noise and pair symmetry is good.
  • Pick CM injection for strong return/chassis coupling; keep Y-caps & CM choke topology unchanged and inject symmetrically.
  • Hybrid: flatten high-Q CM peaks first, then use DM injection for narrow-band clean-up.

FAQs — Active EMI Filters & CM/DM Helpers

Short, actionable answers. Each links back to the relevant section for deeper context.

1) When should I pick active EMI filtering instead of adding more LC?
When magnetics or layout are essentially frozen, or capacitor budgets are tight, the sense–shape–inject loop targets offending bands without major BOM or board changes. It doesn’t replace LC; it reduces dependence on it and buys margin. See Intro and System Architecture.
2) How do I separate and measure CM vs DM noise correctly?
Use the LISN and fixture consistently, then plan sensing accordingly: CM via a current transformer or symmetric divider into the return path; DM using a balanced differential pick-off. Maintain symmetry and avoid split-plane crossings. See Design → SENSE and Validation → Setup.
3) How do I choose injection phase and ensure enough phase margin?
Place zeros and poles so injected anti-noise is anti-correlated in the problem band. Aim for ≥45° phase margin at crossover, preferably about 60°, and cap high-frequency gain with a roll-off pole. Add clamps to prevent over-drive. See Design → ERROR/INJECTION.
4) Will light-load, hiccup/burst, or cold-start modes cause mis-injection?
They can. Reduce loop gain during these modes or delay enable until rails are stable. Coordinate with PG/reset so startup transients don’t falsely trigger the loop. Re-verify margins across these modes before sign-off. See Design → Abnormal and Validation → Abnormal Modes.
5) How do I quickly decide between CM injection and DM injection?
If returns/chassis coupling dominate, start with symmetric CM injection into the reference and keep topology with Y-caps and CM choke unchanged. If line-to-line dominates, use differential DM injection and preserve pair symmetry. Mixed cases often need CM first, DM later. See CM vs DM.
6) What relative placement should TVS, Y-caps, CM choke, and injection observe?
Keep established ordering: Y-caps → CM choke → active injection for CM paths; place TVS closest to the port, with DM injection downstream. Maintain stable references and avoid topology churn during tuning. See Design → System Hooks.
7) What are the three layout “iron rules” for this page’s approach?
Close loops short, keep DM paths symmetric and same-layer/length/via count, and never cross split planes. Stitch-via fences if a boundary must be crossed. Guard high dv/dt nodes away from sense/injection lines. See Design → Layout.
8) How do I run a decisive A/B comparison and make a call?
Use identical conditions for Before (no helpers) and After (with helpers). Track maximum peak reduction in dBµV, width of reduced band, and any new near-limit peaks. Sustained 6–10 dBµV drop with no new threats is typically effective. See Validation → A/B & Criteria.
9) How do I avoid over-injection, saturation, or loop divergence?
Start around −20 dB and step up cautiously while watching peaks and driver headroom. Use series resistors and clamps to limit surges. Ensure high-frequency roll-off and confirm phase margin at crossover to prevent oscillation. See Design → ERROR/INJECTION.
10) How do temperature and production spread impact results?
Sweep key bands at −40/25/85 °C (example) and monitor any drift in injected amplitude and phase. Choose ±1% resistors and C0G/NP0 capacitors for critical RC. For automotive, check AEC-Q grades and Tj range. See Validation → Abnormal Modes and Design → Tolerance.
11) What happens with multi-phase supplies: in-phase vs interleaved?
Phase strategy affects spectral distribution; interleaving can spread or cancel components while in-phase can reinforce. Decide the multi-phase plan first, then place zeros/poles and injection points to target the dominant band effectively. See System Architecture and Design → Shaping.
12) Which protections are mandatory around the injection driver?
Use clamps/TVS, series resistors, and input/output limiting paths. Provide short-circuit and over-temperature handling. Tie the injection loop to power ground at a single point to avoid ground-bounce feeding back into the sense front-end. See Design → Protection.
13) When should I switch to spread-spectrum or active decoupling instead?
If a broad noise floor dominates or fast load-transient dynamics set limits, phase-tuned injection may provide limited gains. In those cases, consider spectrum shaping or decoupling strategies from sibling pages. This page doesn’t cover them. See Resources → Sibling Routes.

 

Submit your BOM (48h)

Attach schematic and target bands. We’ll return pole/zero seeds, injection-point advice, and clamp/limit hints within 48 hours.

Send — Get seeds in 48h
Ersa

Anastasia is a dedicated writer who finds immense joy in crafting technical articles that aim to disseminate knowledge about integrated circuits (ICs). Her passion lies in unraveling intricate concepts and presenting them in a simplified manner, making them easily understandable for a diverse range of readers.